Become flexible with Netcope P4
- paradigm shift in FPGA
programming

  

    



 

Meet us at conferences around the world





  • np4.png

    Combine hardware-like, guaranteed high performance of FPGAs with the software-like programmability. SDN promises fulfilled.

    P4 is a high-level language for programming protocol-independent packet processing. It was defined in order to enable easy programmability of network data plane processing. We present a new concept of Firmware as a Service that allows generation of FPGA firmware based on P4 description through a user-friendly web interface called Netcope P4. We provide a web interface to input P4 sources and download firmware bitstreams. Packet header parsing, table lookup and packet modification – all fully programmable and running at 100 Gbps.
    Learn More

  • Achieve unprecedented latencies and performance with our FPGA technology. Without detailed knowledge of hardware design.

    In today's highly competitive trading world, lowering your latency by those extra couple of hundreds//hundredths??? of nanoseconds can significantly increase your hit rate and boost your profits. FPGA technology offers spectacular performance and determinism, but it also requires more time and resources to program than software. With our Tradecope solution, you do not need a hardware designer to benefit from FPGA power. Just write your decision-making logic in C/C++ and run it on hardware with ultra-low latency.
    Learn More





  • shutterstock_573033244_pomer_web.jpg

    Network Traffic Preprocessing.​

    There is a large variety of tasks that are implemented in network devices. Consider e.g. traffic encapsulation and decapsulation, tunnel termination or technologies like receive-side scaling (RSS) and Flow Director. If being performed in software, these tasks would consume a significant portion of CPU performance. The possibility of offloading such tasks into hardware frees CPU time that can be then used for more complex processing that is beyond the scope of hardware acceleration. P4 language is ideal for description of the tasks that process lower-level protocols and perform simple and straightforward operations like network protocol header insertion or removal, hashing header fields, forwarding to specific queues for distribution over CPU cores or classification based on packets‘ header fields. Each of these concepts is suitable for a different application and it is impossible to satisfy all cases with a single network device. In the situations when high performance and throughput is required, a smart NIC comes in handy. And together with Netcope P4, you get the possibility of using P4 language without any need for knowledge of FPGA technology.
     





  • shutterstock_494642833_web_pomer.jpg

    In-band Network Telemetry (INT).

    Plenty of technologies have been designed in order to tune a network‘s performance and ensure its smooth operation. Many of them use dedicated protocols and require network appliances along the path to implement corresponding features. The most eminent drawback of these techniques is that they do not consider real traffic. Instead, they analyze behavior of artificially crafted packets, which can be often misleading as they are not being processed equally. INT works in a different way. It embeds information gathered along the way directly to the real traffic. When an INT-equipped packet arrives back, it is analyzed before it is passed for further processing in the application it is intended for. INT is quite new technology and is not supported in majority of current network devices. If INT is to be implemented in ASIC chips of such devices, it would take a year or rather several years for this technology to be widely deployed. This is when programmable, P4-enabled devices come in handy. It is a matter of hours to write down or adapt an existing code with INT features and generate corresponding program or firmware. Netcope P4 allows you to generate firmware for both Xilinx and Intel FPGAs without any knowledge of FPGA technology, using only P4 language.
    Download related whitepaper from our website for more details.

Blog entries
Economy of Firmware as a Service

Economy of Firmware as a Service

Thanks to P4 language, FPGA programming becomes a service that can be handled by a third party.

06/11/17
news & press Releases
Member Spotlight: Netcope

Member Spotlight: Netcope

Netcope's CTO Viktor Puš explains details of valuable membership among Netcope Technologies and P4 Language Consortium. Read the whole interview.

03/01/19
Events
MWC | BARCELONA 25/02/19

MWC | BARCELONA

Interested to know how to achieve performance goals of 5G VNFs while providing flexibility, programmability, and disaggregation? Let’s meet at MWC in Barcelona, the biggest mobile industry gathering.

Fira Gran Via, Barcelona
Events
RSA | San Francisco, CA 04/03/19

RSA | San Francisco, CA

Meet with us at the world’s leading cybersecurity event! Our booth number is 3339 where we will be showcasing acceleration of cyber security systems with commodity smart NICs and programmable with high-level language ...

Moscone Center, San Francisco, CA

Who we are

Netcope Technologies is a leading provider of P4 programmable acceleration for FPGA based high-performance network solutions. We excel in packet capture and processing technologies along with low-latency trading solutions.
Our visionary concept of Firmware-as-a-Service enables easy programmability of smart network adapters using P4 language without expert knowledge of FPGA chips. Netcope P4 has become the Netcope Technologies’ flagship and it’s a unique way of putting the power of hardware acceleration to the hands of network architects, building SDN and NFV networks of tomorrow. We embrace open source through contributions
and membership in P4, DPDK and ONF projects as well as hardware neutrality by working with both major FPGA vendors - Intel and Xilinx.

More about the company







Netcope Success Stories

NSF-100G2-Picomass-Netcope

NSF-100G2-Picomass-Netcope Network Traffic Monitoring

Picomass uses Netcope Session Filter in the IPS200 DPI solution because NSF is capable of offloading traffic to hardware. This makes real-time DPI on 100G networks possible.

Flowmon Networks

Flowmon Networks Network Traffic Monitoring

Flowmon Networks aims to develop a new generation of NetFlow/IPFIX probes that can monitor and process traffic of 100GE high-speed networks. Because of that, Flowmon Networks needs to find a network card that would be able of handling 100 GE monitoring requirements.

Our partners

Intel Sarsen TechnologyHanvit SISilicomWatertekXilinxCesnetLEOXXMetamakoRedhatVUT BrnoPicomassServants InternationalFlextronicsFlowmon Networks